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Abstract—A two-terminal active capacitor concept is pro-
posed recently based on an active power electronic circuit
with a voltage control method and self-power scheme. It
retains the convenience of use as a passive capacitor with
two power terminals only without any additional required
connections, and has the potential to either increased
power density or reduced design cost depending on the ap-
plications. Based on the previously proof-of-concept study,
this paper addresses the design constraints, impedance
modeling, and start-up solutions of two-terminal active
capacitors. A design method for functionality, efficiency,
lifetime and cost constraints application is applied to size
the active components and passive elements. A voltage
feed-forward control scheme is implemented to improve
its dynamic response. Two start-up solutions are proposed
to overcome the issues brought by the self-power scheme. A
case study of an active capacitor for the DC link of a single-
phase full-bridge rectifier is presented to demonstrate the
theoretical analyses.
Index Terms—Capacitors, Power converter, Active circuit-
s, Reliability
I. INTRODUCTION
The applications of power electronics consume unprece-
dented quantities of capacitors for harmonic filtering, power
balancing, and/or short-term energy storage. In a single-
phase voltage-source rectifier or inverter system, the capacitive
DC link needs to filter low-frequency current components
while limiting the voltage variation within a specific range.
In a three-phase system, possible unbalances appearing in
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line voltages and/or loads introduce low-frequency harmonics
in the DC link [1]. Therefore, a bulky capacitor bank is
required for the capacitive DC links in most single-phase
and three-phase applications. Moreover, large capacitor banks
are also necessary for the AC filters in MW-level high-
power inverter applications [2]. Electrolytic capacitors, film
capacitors, and ceramic capacitors have been applied for one
or more of those applications by considering their respective
electrical characteristics, cost, volumetric efficiency, and reli-
ability performance. Capacitor technology advancements have
introduced to the market high-performance products, such as
high-density, long-lifetime, low Equivalent Series Resistance
(ESR), or high-temperature series. However, capacitors are
still one of the highest failure components in power electronic
systems, and the design constraints in cost and/or power den-
sity compromised with electrical and reliability performance
still impose a great challenge even with the state-of-the-art
capacitor technologies [3].
Power electronics researchers have explored an alternative
path to overcome the challenge by introducing capacitor banks
with auxiliary active circuits [4–11], especially for capacitive
DC-link applications. The benchmarking of different methods
for a single-phase application is presented in [12] in terms
of overall component cost in order to fulfill a specific life-
time target. The study identifies that the most cost-effective
solutions are based on series-connected auxiliary circuits [8–
11]. By applying the auxiliary circuit topology in [8], a
voltage control method, and a self-power supply scheme,
a two-terminal active capacitor concept has been recently
proposed in [11]. Two-terminal active capacitors retain the
same convenience of use as passive capacitors with two power
terminals only, without any additional required connections
of control signals and power supplies. Therefore, the active
capacitors could be rated by voltage, ripple current, equivalent
capacitance, ESR, Equivalent Series Inductance (ESL) and
operational temperature range. Power electronic converters
implemented with the active capacitors could achieve either
increased power density or reduced design cost for a given
reliability specification, as discussed in [11].
Several practical design issues need to be addressed to
carry on the two-terminal active capacitor concept proposed in
[11]. Firstly, the design constraints, including the functionality,
efficiency, cost and reliability aspect considerations, are still
open questions. Secondly, the dynamic response of the active
capacitors and its associated impedance characteristics with
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respect to that of passive capacitors need to be demonstrated.
Thirdly, special attentions are needed for the start-up of the
active capacitors due to its self-power schemes and relatively
low component ratings. Inspirations from other applications
dealing with the above three aspects of issues provide a basis
for this research. The design constraints of the active capacitive
DC links for a high power density single-phase inverter
application is well discussed in [10], which could be applicable
for the two-terminal active capacitor design as well. Therefore,
the focus of the following discussions is on cost-constraint
applications, which is relevant to most industry sectors. The
practical challenge for this type of applications is to design
the active capacitors to fulfill the functionality, efficiency and
lifetime target with minimum cost. Such component sizing
procedure is presented in [13] based on the reliability-oriented
design method [14] [15] and power electronic component
cost models discussed in [16–18]. For dynamic response and
impedance characteristic analyses, the large-signal modeling
and small-signal modeling are widely applied tools [19].
Voltage feed-forward control is one of the solutions to improve
dynamic response and voltage stabilization [20, 21], which
is also worthwhile to being explored for the two-terminal
active capacitors. Different start-up circuits [22–24] or start-up
algorithms [25] [26] are applied in practical designs to limit
the inrush current of power electronic converters. Nevertheless,
these start-up methods cannot be directly applied for the
two-terminal active capacitors due to 1) the active capacitors
do not have an internal power source for its gate drivers
and controllers during the start-up and 2) its components
have relatively low voltage ratings with limited over-voltage
capability.
This paper aims to propose associated methods to overcome
the above three aspects of practical design challenges of the
two-terminal active capacitors for cost-constraint applications.
Besides the analysis of design constraints, the study on dy-
namic response and impedance characteristics modeling, and
start-up solutions is also applicable for high power density
applications. Even though partial of the results to be discussed
in this paper have already been presented in previous con-
ference publications [27] [28], it is worthwhile to having a
more comprehensive discussions on all the three important
aspects by one case study. Moreover, new results are added
including 1) Theoretical analysis and mathematical model
for the impedance characteristics of the active capacitor are
presented in this paper; 2) Investigation of start-up issue and
corresponding solutions, including component sizing and start-
up circuit. The structure of this paper is as follows: Section II
briefly introduces the two-terminal active capacitor concept;
Section III discusses the design constraints and component
sizing procedure of the active capacitors in terms of electrical
performance, cost, and reliability; Section IV presents the
impedance characteristic modeling of the active capacitors
with and without feed-forward control scheme; Section V
gives the start-up procedure analysis and proposes two start-
up solutions for the active capacitors; Section VI demonstrates
a case study of a two-terminal active capacitors for a single-
phase capacitive DC link application, with experimental ver-
ifications on the steady-state performance, dynamic response,
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Fig. 1. The system diagram of the active capacitor concept presented in [11].
and start-up procedure.
II. TWO-TERMINAL ACTIVE CAPACITOR CONCEPT
Fig. 1 shows the system diagram of a two-terminal active
capacitor. A full-bridge converter is connected in series with
a capacitor C1. It handles only the ripple voltage and ripple
current of C1, implying a low VA rating. Thus, it is possible
to achieve a cost-effective capacitive DC-link solution, as to
be discussed in section III. Moreover, because of the low
rating auxiliary circuit characteristic, specified start-up con-
siderations are needed to guarantee that the electrical stresses
of the auxiliary circuit are under rating.
The control objective of the active capacitor is to shape
the impedance seen from AB terminals to be that of an
equivalent passive capacitor of interest based on internal
signals. Therefore, from the control aspect, it enables fully
independent operation of the active capacitor without any
feedback signals from external circuits. The control method
shown in Fig. 1 is to modulate the voltage vC3 to be out of
phase with the ripple components in vC1 and same amplitude.
GHPF(s), GLPF(s) and G2(s) are the transfer function of
the high pass filter (HPF), low pass filter (LPF) and the PI
controller, respectively. VC2,ref is the voltage reference of C2
and α is the scaling factor of the ripple component of vC1 ,
respectively. In order to compare the terminal characteristics
with the passive capacitor, the impedance characteristics of the
active capacitors are derived in Section IV.
III. COMPONENT SIZING OF THE ACTIVE CAPACITOR FOR
COST-CONSTRAINT APPLICATIONS
The component sizing of the active capacitor is presented
in this section by considering the operating principle, lifetime,
and cost. The analytical equations derived in Section III
to Section V are generic ones and the presented numerical
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TABLE I
SPECIFICATION OF THE SINGLE-PHASE SYSTEM WITH AN ACTIVE
CAPACITOR.
Parameters Description Value
P Power rating 750 W
RLoad Load resistance 53 Ω
vAC Grid voltage RMS 110 V
fa Fundamental frequency 60 Hz
n Order of harmonic considered 2
VAB Average terminal voltage vAB 200 V
Lg Inductance of grid side inductor 0.75 mH
αv DC-link voltage ripple ratio 5 %
fsw Switching frequency 20 kHz
VC2,ref Voltage reference of vC2 60 V
C1 Capacitance of C1 110 µF/ 250 V
C2 Capacitance of C2 470 µF/ 100 V
C3 Capacitance of C3 3 µF/ 63 V
Lf Inductance of Lf 100 µH/ 3 A
R1 ESR of the passive capacitor 405 mΩ
R2 ESR of C1 4 mΩ
results in figures are based on a specific design case with
specifications shown in Table I.
A. Basic Criteria for Component Sizing
1) Criteria to Size C1: C1 impacts the apparent power
handled by the auxiliary circuit and the efficiency.
• Constraint I- Apparent power limit of the auxiliary circuit
In steady-state operation, the current flowing through the
active capacitor iC1(t) is given by
iC1(t) =
∑
In cos(nωt+ δn) (1)
where ω is the fundamental frequency and n is the order
of harmonics. For simplicity, only n th-order harmonic is
considered in following analysis. Superposition principle
can be applied if two or more harmonic components are
considered. In is the amplitude of the ripple current, and
δn is the phase shift of the ripple current. The steady-state
voltage of C1 is
vC1(t) = VAB +
1
2
∆VC1 sin(nωt+ δn) (2)
where ∆VC1 =
2In
nωC1
is the peak to peak voltage of C1
and VAB is the average voltage across the terminal A and
B. The control target of vC3(t) is the inverse voltage of
ripple component in vC1(t), therefore
vC3(t) = −
1
2
∆VC1 sin(nωt+δn) = −
In
nωC1
sin(nωt+δn)
(3)
From (3), it can be seen that C1 is inversely proportional
to the amplitude of vC3(t) which determines the voltage
stress of the auxiliary circuit. The RMS (Root Mean
Square) voltage and current of the auxiliary circuit are
∆VC1
2
√
2
and In√
2
, while the processed apparent power ratio
of the auxiliary circuit Saux to the main system Smain
can be derived as
Saux
Smain
=
∆VC1
2
√
2
× In√
2
Smain
=
∆VC1In
4Smain
(4)
For the specified single-phase design system with speci-
fication shown in Table I, the terminal RMS voltage and
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Fig. 2. The relation between C1, In and ratio of apparent power (for the
case study shown in Table I).
current of the active capacitor are VAB and In, and the
while the processed apparent power ratio is
γS =
Saux
Smain
=
∆VC1
4VAB
(5)
γS it implies the apparent power the auxiliary circuit
in the active capacitor processed, which affects both
the efficiency and cost of the active capacitor. Taking
∆VC1 =
2In
nωC1
into above equation, the value of C1
should satisfy
C1 ≥
In
2nωγSVAB
(6)
The relation between C1, the ratio of apparent power and
the ripple current is shown in Fig. 2.
• Constraint II: System efficiency limit
Efficiency is one of the design constraints for active
capacitor, which depends on the implementation. As
shown in Fig. 3, if it is assumed that the efficiency
of the main circuit (with conventional passive DC-link
capacitor) and auxiliary circuit of the active capacitor can
be designed as η1 and η2, respectively, and the ESR of
the conventional DC-link capacitor and the capacitor C1
in the active capacitor are R1 and R2, respectively, the
total power loss of the system can be
Ploss−total = Smain(1− η1)−
I2nR1
2
+ Saux(1− η2) +
I2nR2
2
(7)
= Smain(1− η1) +
∆VC1
4VAB
Smain(1− η2)−
I2n(R1 −R2)
2
Thus, the efficiency of the system with active capacitor
is
η′ = 1−Ploss−total
Smain
= η1−
∆VC1
4VAB
(1−η2)+
In(R1 −R2)
2VAB
(8)
The efficiency drop introduced by the active capacitor
can be described by ∆η which is the difference between
the efficiency of the system with conventional DC-link
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E-cap η1 and the efficiency of the system with an active
capacitor η′.
∆η = η1 − η′ =
∆VC1
4VAB
(1 − η2) −
In(R1 −R2)
2VAB
(9)
=
In
2VAB
(
1 − η2
2nωC1
−R1 +R2
)
With a maximum allowable efficiency drop ∆ηmax is
defined, the value of C1 should satisfy
C1 ≥
In − Inη2
4nωVAB∆ηmax − 2nR2Inω + 2nR1Inω
(10)
The relationship between C1, η2 and ∆η is shown in Fig.
4, where R1 = 405 mΩ and R2 = 10 mΩ are measured
by the impedance analyzer Agilent E4980A. If η2 is 94 %,
the efficiency drop is 0.18 %. The capacitance of C1 also
affects the efficiency drop of the system. With larger C1,
the efficiency drop is smaller because of power handled
by the auxiliary circuit is reduced.
2) Criteria to Size C2: C2 is the DC-link capacitor of the
auxiliary circuit in the active capacitor. The capacitance of
C2 has impact on the operation of the auxiliary circuit. Two
constraints are need to be considered to size C2:
• Constraint I: Voltage controllability
Based on the control scheme shown in Fig. 1, the relation
between vC3(t) and vC2(t) is expressed as
vC3(t) = m(t)vC2(t) (11)
where m(t) is the modulation signal, it depends on two
control signals: 1) vcon1(t)- the extracted ripple compo-
nent of vC1(t) used to control the converter to generate
the desired vC3(t); 2) vcon2(t) is used to stabilize vC2(t).
Moreover, the phase of vcon2 and iC1 is synchronized
(i.e., a 90◦ phase shift with vcon1), in order to absorb
active power from external circuits through terminals A
and B shown in Fig. 1 to compensate the power loss of
the auxiliary circuit. Therefore,
m(t) =
vcon1(t) + vcon2(t)
Vtric
(12)
where vcon1(t) = − 12α∆VC1 sin(nωt + δn). Vtric is the
amplitude of the triangular carrier wave. The current of
C2 can be obtained from
iC2(t) = m(t)[iC1(t) − iC3(t)] (13)
By ignoring the power loss of the auxiliary circuit, based
on (3), (11), and (12), the voltage ripple across C2 is
derived as
vC2,ripple(t) =
1
C2
∫
iC2(t)dt (14)
=
α(C1 + C3)I
2
n [1 + cos(2nω + 2δn)]
4n2ω2C21C2Vtric
The peak to peak voltage is
∆VC2 =
α(C1 + C3)I
2
n
2n2ω2C21C2Vtric
(15)
With the modulation index no more than 1, in order to
control the auxiliary circuit,
vC2(t) ≥ vC3(t) (16)
For the sake of simplification, the minimum value of
vC2(t) is considered becomes
VC2 −
1
2
∆VC2 ≥ vC3(t) (17)
Therefore, the value of C2 should satisfy
C2 ≥
αI2n(C1 + C3)
4nωC1Vtric(nωC1VC2 − In)
(18)
• Constraint II- Voltage ripple limitation of vAB
The sizing of C2 should also consider the voltage ripple
limitation of vAB defined in Fig. 1. Voltage variations
of C2 introduce ripple to vC3 and therefore the voltage
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across the terminals A and B. The relationship is de-
scribed as
vC3(t) = m(t)vC2(t) =
vcon1(t)
Vtric
VC2 +
vcon2(t)
Vtric
VC2 (19)
+
vcon1(t) + vcon2(t)
Vtric
vC2,ripple(t)
The first part of (19) is the expected component of vC3(t),
the second part is used for compensating the power loss,
and the third part is additional voltage ripples introduced
by vcon2(t) and vC2,ripple(t). By ignoring the power loss
effect of the auxiliary circuit, the third part of voltage
ripple appears also at the two terminals A and B, which
should be limited to its voltage specification of vAB as
vC3,ripple(t) = vC2,ripple(t)
vcon1(t)
Vtric
(20)
=
α2∆I3n(C1 + C3) cos
2(nωt+ δ) sin(nωt+ δ)
4n3ω3C31C2V
2
tric
≤ αvVAB
where αv is the voltage ripple ratio defined in the system
specification. Thus, C2 should satisfy
C2 ≥ max
{
α2I3n(C1 + C3) cos
2(nωt+ δ) sin(nωt+ δ)
4n3ω3C31V
2
tricαvVAB
}
(21)
=
α2I3n(C1 + C3)
6
√
3n3ω3C31V
2
tricαvVAB
Fig. 5 shows the two constraint surfaces to size C2. The
minimum value of C2 also depends on C1 and In.
B. Component Sizing for the Active Capacitor for Multiple
Constraints
For different applications, the design criteria of active
capacitor are different from case to case. The design criteria
covers the aspects of functionality, efficiency, lifetime, and
cost. The weighted importance of each of them would depend
on applications. In order to achieve the systems’ requirement,
a design procedure for active capacitor with multiple design
constraints are presented, as shown in Fig. 6. In the present
study, the design scenario is to minimize the design cost
with specific requirements on the functionality (e.g., capacitor
terminal voltage ripple limit, controllability), efficiency, and
lifetime.
The input of the design procedure are the mission profile and
the design constraints for specified application. Mission profile
includes the operating conditions of the active capacitor, such
as the ambient temperature and the loading conditions. The
design constraints cover aspects of functionality, efficiency,
lifetime, and cost. For different mission profile and design
constraint, the component sizing results are different. The
first step of the design procedure is the component sizing
for functionality, due to it is the first priority. C1, C2, filters
and switches with corresponding rated electrical stress can be
obtained according to the sizing criteria discussed in section A.
By searching the available devices in the market, the devices
which can fulfill the required parameters can be selected.
The second step is to evaluate the performance of these
components in terms of power loss, cost and lifetime. For
the capacitors, the ripple current and ambient temperature are
the contributors to the internal thermal stress. Especially, the
increase of the capacitor power loss causes a higher hot-spot
temperature. Lifetime prediction for the capacitor is based on
the hot-spot temperature and the voltage stress. For the power
semiconductor, the power losses consists of conduction loss
the switching loss, which will induce thermal stresses. Then
the lifetime of the power semiconductors can be obtained by
using the lifetime model [29]. For the sake of simplicity, the
wear out failure of the switches within the targeted lifetime
period is assumed much lower than that of the capacitors if
its maximum junction temperature is below 100 degree [13].
Since it is assumed that the magnetic components usually has
less degradation compared to active switches and capacitors,
the lifetime aspect analysis of magnetic components is not
considered in this paper. The sizing of the inductor is based on
achieving the same ripple current ratio. After the summation
of component performance, if there is anyone aspect can not
reach the design target, another series components with differ-
ent parameters will be selected to evaluate the performance.
By changing the parameters of the circuit and the compo-
nents within the basic criteria discussed in Section III. A, an
active capacitor which can achieve multiple design constraints
can be selected. Details regarding to the lifetime estimation
procedure and cost models can be found in [13].
IV. IMPEDANCE CHARACTERISTICS OF THE ACTIVE
CAPACITOR
A. Modeling of the Active Capacitor
In order to simplify the analysis, the power converter is as-
sumed to be lossless and the ESRs of the passive components
are neglected. The large signal model of the active capacitor
is shown in (22) by ignoring the high frequency LC filter for
switching harmonics.{
C2
dvC2 (t)
dt = C1
dvC1 (t)
dt m(t)
vC2(t)m(t) = vC3(t)
(22)
By using the averaged ac modeling technique in [30] and
neglecting the second-order AC quantities and processing only
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Fig. 6. Flowchart of component sizing procedure considering the reliability and the cost of the active capacitor.
with the AC equations, the RMS (Root Mean Square) based
small signal modeling of the system can be seen as below.{
C2ṽC2(s)s = C1ṽC1(s)Ms
ṽC2(s)M + m̃(s)VC2 − ṽC3(s) = 0
(23)
where ṽC1(s), ṽC2(s), ṽC3(s), and m̃(s) are the AC pertur-
bations. M is the modulation index. Based on the control
structure presented in Fig. 1, it can be seen that the modulation
signal contains two parts: 1) vcon1 is the extracted ripple
component of vC1 used to modulate the converter to generate
the desired vC3 . ṽC1 signal flows through the high pass filter
(HPF) to extract the ripple component. The ripple is scaled by
alpha and reverses as the reference of ṽC3 . 2) vcon2 is used
to stabilize vC2 . ṽC2 signal flows through the low pass filter
(LPF) to extract the DC component. Controller G2(s) is used
to stabilize the voltage of C2.
m̃(s) =
−αGHPF(s)ṽC1(s) +G2(s)GLPF(s)ṽC2(s)
Vtric
(24)
The transfer function from ṽC1(s) to ṽC3(s) can be derived
as,
Gr(s) =
ṽC3(s)
ṽC1(s)
=
MC1VC2G2(s)GLPF(s) +M
2C1Vtric
C2Vtric
(25)
−αC2VC2GHPF(s)
C2Vtric
The impedance of the active capacitor is obtained as below
and is plotted in Fig. 7.
ZACap(s) =
ṽC3(s) + ṽC1(s)
ĩC1(s)
=
1 +Gr(s)
C1s
(26)
=
MC1VC2G2(s)GLPF(s) +M
2C1Vtric
C1C2Vtrics
−αC2VC2GHPF(s) + C2Vtric
C1C2Vtrics
From Fig. 7, it can be seen that the impedance curves of the
active capacitor with different high pass filters are different,
depending on the bandwidth of the high pass filters. At a
certain low-frequency bandwidth, the impedance character-
istics is same with C1. In the middle-frequency bandwidth,
the high pass filter starts to work. The active capacitor has
an equivalent negative resistance component at this certain
frequency range, which is due to the impact of the introduced
high pass filter GHPF(s) shown in Fig. 1. It implies that
the auxiliary circuit release power and the capacitor C2 is
discharged if low-frequency disturbances appear (e.g., below
100 Hz when the cut off frequency of GHPF(s) is 10 Hz. At
the frequency higher than middle bandwidth, such as ≥ 100
Hz, the high pass filter operates to extract all the harmonics,
while the active capacitor has the same characteristics with
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capacitor ignoring the LC filter. The green dot line is the impedance curve of
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storage and red solid line is the impedance curve of the active capacitor with
5.8 J total energy storage. The red and orange curves are the impedance curve
of the active capacitor with 10 Hz and 50 Hz high pass filters.
the 1100 µF passive capacitor. With a proper selection of
the cut off frequency (e.g., 10 Hz), the phase angle is the
same as an ideal capacitor when the frequency is 100 Hz
or above if ignore the power loss, which are the frequency
range of interest for the DC-link current during stead-state
operation. The impedance differences between low frequency
and high frequency bandwidth results in over voltage during
the load change condition, because the capacitor charging
current contains both DC and AC components during load
changing. The large signal modeling of the active capacitor
regarding to the DC and AC disturbances are shown in Fig. 8.
Fig. 8 (a) shows the simplified model of the active capacitor
with only ripple compensation loop vcon1. RLoad is the load
of the system.
1) AC disturbance
Fig. 8 (b) shows the AC disturbance ∆iC1,AC perturbs at
the input of the active capacitor and transfers to ∆vC1,AC.
Because ∆vC1,AC is an AC signal, it can flow through the
HPF to extract the ripple component as the reference signal
of vC3 . Thus, the disturbance can propagate all the blocks in
the equivalent model with red line. Because of differential
compensation between ∆vC1,AC and ∆vC3,AC, there is no
disturbance at the AB terminal voltage vAB.
2) DC disturbance
In Fig. 8 (c), the DC disturbance ∆iC1,DC perturbs at the
input and introduce DC voltage on ∆vC1,DC. Different from
the AC disturbance, the DC disturbance ∆vC1,DC can not be
filtered by the HPF, therefore the ∆vC3,DC can not compensate
the voltage overshoot or voltage droop of ∆vC1,DC. The
∆vC1,DC disturbance has impact on vAB directly.
From above analysis, it can be seen that the over-voltage
during the load change is introduced by the DC disturbance.
In order to eliminate the effect introduced by the ∆vC1,DC,
the negative ∆vC1,DC is fed at the load disturbance point. The
voltage feed-forward control scheme is obtained as shown in
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Figs. 9 (a) and (b). The negative signal is added to the modula-
tion signal for disturbance mitigation. The LPF or notch filter
is used to extract the DC component of vC1 , and a saturator
is used to obtain the DC disturbance. With this configuration,
the controller of the system is nonlinear including two modes.
Mode I: Within the bandwidth of the saturator, the feed-
forward control is disabled. Only the conventional controller is
in operation. Mode II: overtop the bandwidth of the saturator
and within modulation capability, the feed-forward control is
enabled to reduce the over voltage.
B. Equivalent Model of the Active Capacitor
1) Capacitance: Based on the (26), the equivalent capaci-
tance is obtained as
Ceq(s) =
C1C2Vtric
MC1G2(s)GLPF(s)VC2 +M
2C1Vtric
(27)
−αC2GHPF(s)VC2 + C2Vtric
It can be noted that the equivalent capacitance is frequency-
dependent.
2) ESR: The ESR of the active capacitor is derived from
the total power loss of the active capacitor contributed by the
auxiliary circuit and C1. Based on (7), the power loss of the
active capacitor is derived as
Ploss−Acap =
I2n
2nC1ω
(1 − η2) +
I2nR2
2
(28)
The equivalent ESR of the active capacitor can be obtained
as follows
ESR =
Ploss−Acap
I2n/2
=
(1 − η2)
nC1ω
+R2 (29)
3) ESL: ESL of the active capacitor contains two parts:
one is LC1 , which is the ESL of C1, and the other one is the
parasitic inductance of the auxiliary circuit, Laux, depending
on the physical layout design of the active capacitor.
ESL = LC1 + Laux (30)
Assuming the efficiency of the active capacitor is 94 % and
Laux is 30 nH, the equivalent model shown in Fig. 10.
In the bandwidth from 100 Hz to 1 kHz of interest, the
impedance curves can match with 1100 µF capacitor with
a significantly lower energy storage. The phase angle of the
active capacitor at 100 Hz is higher than -90deg . It implies
that the active capacitor has a positive resistance component
and absorb power from the external circuit through terminals
A and B at higher frequency level (e.g., 100 Hz or above).
This mechanism makes it possible to regulate the voltage of
capacitor C2 even under low-frequency disturbances, with the
aid of the feedback control loop of vC2 shown in Fig. 1.
V. START-UP SOLUTIONS FOR THE ACTIVE CAPACITOR
This section discusses the start-up process of the active ca-
pacitor with a conventional scheme and two proposed solutions
to overcome the associated challenge.
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Fig. 12. Three modes of the active capacitor during the start-up procedure.
A. Start-up Process Analysis with a Conventional Scheme
Fig. 11 shows a typical start-up circuit widely applied in
power electronic circuits [25]. vs and Rs are the equivalent
voltage source and resistor. Sinit, SBP and Rstart are the
components of the conventional start-up circuit. If the active
capacitor is used in a power electronic system already includ-
ing such a start-up circuit, the equivalent operation modes of
the start-up process are shown in Fig. 12. It assumes that the
initial capacitor voltage is 0 V. The three operation modes are
described as follows.
Mode I: If the voltage of C3 is higher than voltage of C2,
C2 will be charged as shown in Fig. 12 (a). It happens at the
beginning several fundamental cycles. The circuit is equivalent
to C2 connected in parallel with C3 and then connected in
series with C1. The voltage of C1 and C3 can be obtained as{
vC1(t) = (VAB + Vr sinnωt)
C2+C3
C1+C2+C3
vC3(t) = (VAB + Vr sinnωt)
C1
C1+C2+C3
(31)
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Thus, the maximum voltage of C3 becomes
VC3,max = (VAB + Vr)
C1
C1 + C2 + C3
(32)
From the analyses of the three operation modes, it can be seen
that the voltage stress of C3 is effected by the parameters of
C1, C2 and C3 in mode I.
Mode II: If the negative voltage of C3 is higher than the
voltage of C2, C2 will also be charged as shown Fig. 12
(b) mode II. During the start-up procedure, the DC charging
current will introduce DC voltages in C1, C2 and C3. Thus,
the negative voltage of C3 is never higher than the voltage of
C2. Mode II will not happen during the start-up process.
Mode III: The other mode is when the voltage of C3 is
lower than that of C2, the current will only flow through C1
and C3. There will have large ripple voltage on C3, which is
lower than the voltage of C2, otherwise mode III will transfer
to mode I. Thus, in this case, the maximum voltage of C2 is
same with that in mode I, while the maximum voltage of C3
is lower than that of C2.
From above three modes analysis, the maximum voltage of
C2, which is same with the maximum voltage of C3 is
VC3,max = (VAB + Vr)
C1
C1 + C2 + C3
(33)
With the conventional start-up solution, the inrush charging
current can be limited into the specification of the system.
However, C2 and C3 may experience over-voltage, depending
on the voltage of the source and the parameters of the
capacitors.
B. Proposed Start-up Solutions
According to the analysis in Part A, the key issue is how
to limit the maximum voltage of C2 to avoid over-voltage
of the components used in the active capacitor. Two start-up
solutions to tackle the issue are proposed below.
1) Solution I - Re-sizing of C2: The constraints for sizing
C2 shown in Fig. 5 do not take the start-up process into
account. According to (33), the increase of C2 is beneficial
to the reduction of the maximum voltage of C2, therefore, the
StartS
initS
startR
-
+
1C
3C
2C
bypassS
-
+
1C
3C
2C
bypassS
startR
A
(b) Integrated version of the solution shown in (a).
B
A
B
(a) Start-up solution with a bypass switch.
Fig. 14. Start-up solution through a bypass switch to charge the C1 at the
beginning.
voltage stresses on the power switches in the auxiliary circuit
of the active capacitor. With the conventional start-up circuit
shown in Fig. 11, an additional design constraint among the
values of C1, C2, and maximum voltage of C2 is obtained
as shown in Fig. 13. For a given limit of VC2,max and C1,
a minimum value of C2 can be found to avoid over-voltage
during start-up process. The drawback of this solution is that
a higher value of C2 is required compared to that based on
the constraints shown in Fig. 5.
2) Solution II - Bypass switch: Fig. 14 (a) proposes a
solution based on a bypass switch connected in parallel with
C3 without the need of over-sizing C2. At the beginning of the
start-up, the bypass switch Sbypass is turned on. The auxiliary
circuit of the active capacitor is bypassed and only the C1 is
charged. Until the voltage of C1 reaches its steady-sate, the
bypass switch is turned off. The capacitors C2 and C3 start to
be charged.
The charging current and the voltage of C3 are both
sinusoidal, implying that there is no DC voltage in vC3 . The
voltage across C2 finally reaches to the maximum voltage of
C3, that is
VC2,max = Vr
C1
C1 + C2 + C3
(34)
Fig. 14 (b) shows an alternative version of Fig. 14 (a)
by combing the conventional start-up circuit and the bypass
switch function into the active capacitor. The operation prin-
ciple is similar as the solution shown in Fig. 14 (a). The
advantage of this integrated version is that the implemented
active capacitor has self-start-up protection circuit which is
independent of the external circuit design.
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Fig. 16. Two-terminal active capacitor prototype for DC-link application.
VI. A CASE STUDY FOR A CAPACITIVE DC LINK
APPLICATION AND EXPERIMENTAL VERIFICATIONS
This section presents a case study of a two-terminal active
capacitor for a capacitive DC link of a 750 W single-phase
rectifier, as shown in Fig. 15. The specifications of the rectifier
is shown in Table I. A two-terminal active capacitor prototype
for DC-link application is built up as shown in Fig. 16.
The testing procedure is that run the single-phase rectifier
firstly, while the DC-link active capacitor will be initialized
automatically with two start-up solutions. Then the steady-
state and dynamic performance of the active capacitor can be
provided by changing the load resistance. Following the same
testing procedure, the performance of passive capacitor can
also be obtained to make a comparable study.
A. Sizing of Key Components for the Cost-constraint Applica-
tion
The key components of the two-terminal active capacitors
are the capacitors C1 and C2, the four switching devices, the
filter inductor Lf , in additional to a small filter capacitor C3,
the gate drivers and a micro-controller with relatively low
computation capability. In principle, C1 and C2 can be imple-
mented by electrolytic capacitors, film capacitors or ceramic
capacitors. However, in most practical applications, aluminum
electrolytic capacitors may not be suitable for C1 due to
its limited ripple current capability. For high power density
applications, ceramic capacitors are preferable to C1 and C2
since its high volumetric efficiency as the design demonstrated
in [10], at the expense of a relatively high cost. As the pre-
sented case study focuses on a cost-constraint application, film
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capacitors and aluminum electrolytic capacitors are considered
for C1 and C2, respectively. It should be noted that even
moderate aluminum electrolytic capacitors could achieve as
long as 15 years of lifetime by thermal and electrical aspects
of derating [32]. Therefore, film capacitors are not necessarily
favorable for C2 to meet a specific lifetime target from the cost
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Fig. 18. The relationship between the capacitance of C1, C2 and the total cost of the active capacitor.
TABLE II
COST OF THE AUXILIARY CIRCUIT FOR THE ACTIVE CAPACITOR [31].
Component Detail information 5 years cost 15 years cost 30 year cost
Passive capacitor 1200 / 250 V, ELXS251VSN122MA40S 6.4 19.2 38.4
C1 60 µF / 250 V*2, C4ATDBW5600A30J 16.4 16.4 16.4
C2 470 µF / 100 V, UVR2A471MHD 0.5 1.5 3
MOSFETs 100 V, IRLR3410TRLPBF*4 2 2 2
Micro controller Microchip dsPIC30F2011 2.6 2.6 2.6
Amplifiers IC TLV2362IDR*2 0.6 0.6 0.6
Power supply UA78M*2 0.6 0.6 0.6
PCB 1 1 1
Others 1 1 1
point of view. In order to establish the relationship between
the component costs and the design constraints discussed in
Section III, the component cost modeling method presented
in [13] is applied to analyze the total component cost. Par-
ticularly, the cost models of film capacitors and aluminum
electrolytic capacitors are shown in Fig. 17, which is based on
the price information from Digikey [31] with an order quantity
of 1,000 pcs. In the design of the two-terminal active capacitor,
start-up solution I (Re-sizing of C2) is incorporated, so that the
cost comparison does not include the start-up circuit. By taking
into account also the cost models of other key components as
discussed in [33], the design spaces of C1 and C2 with 100
V and 150 V switching devices (50 % voltage margin) are
shown in Fig. 17 (a) and (b), respectively.
It should be pointed out that the cost mapping shown in
Fig. 18 are based on limited component price information
and without considerations into the manufacturing cost and
installation cost, etc. The numerical results serve as a compar-
ative study for preliminary selection of design solutions. More
comprehensive cost information is needed for a more accurate
analysis.
From Fig. 18 (a), it can be seen that the cost of the active
capacitor is mainly determined by C1. The dashed line is the
design constraint of C1 and C2, in consistent with that shown
in Fig. 5. Each design point above the dash line may result
in a different lifetime as well. The reliability-oriented sizing
procedures for the capacitors and switching devices follow
the ones discussed in [13]. For a 15 years of lifetime target
with reliability of 0.9 (e.g., 15 years of B10 lifetime ), the
selected design point is C1 = 110µF , C2 = 470µF , 100 V
MOSFETs, as shown in Table I as well. The corresponding
total component cost is minimum of 18 USD. With 150 V
MOSFETs, the minimum component cost becomes 19 USD
according to Fig. 18 (b).
For comparisons between the active capacitor with passive
capacitor, the auxiliary component shown in Table II (e.g.,
controller, amplifiers ICs, PCB ect.) should be taken into
account for fairly to compare with the passive capacitors [17]
[18]. The cost benchmarking between the passive capacitor
and the active capacitor are shown in Fig. 19. The total system
cost with active capacitor introduces 36.8 % increment than
that with the passive capacitor for B10 lifetime 15 years
lifetime target, and 28.9 % reduction than the passive capacitor
for B10 lifetime 30 years lifetime target.
B. Steady-state Performance of the Active Capacitor
An experimental setup is built up to verify the active
capacitor with C1 =110 µF, where the selected design point
shown in Fig. 18 (a). In the controller, due to the DC-link
ripple harmonics is 120 Hz, the cut-off frequency of the HPF
is 10 Hz in design. LPF with 20 Hz cut-off frequency is to
acquire DC component of vC2 to maintain a stable DC-link
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(a) Waveforms of the DC-link voltage, and the rectifier input voltage 
and input current with 50 % load.
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(b) Voltage waveforms of the C1, C2, and C3 inside the active capacitor.  
Fig. 20. Steady-state waveforms of the 750 W rectifier with 100 % load.
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Fig. 21. Steady-state waveforms of the 750 W rectifier with 50 % load.
voltage for the full-bridge converter. The PI controller G2(s) is
in the feedback control loop for stabilizing the voltage of C2,
where the Kp and Ki are tuned as 0.01 and 0.1, respectively.
Fig. 20 shows the experimental waveforms of the rectifier and
the key components inside the active capacitor under full-
load condition. Both AC voltage and current operate with
unit power factor, while the voltage ripple of the DC link
is 4.6 %, which fulfills the design specification. The average
voltage of vC2 is controlled to be constant and vC3 follows
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Fig. 22. Efficiency curves of the single-phase systems with active and passive
capacitor.
the voltage ripple of vC1 . The voltage of C2 is controlled at
60 V with a ripple of 3.6 V, which is higher than vC3(t). It
can be noted that the voltage ripple of C1 is approximately
out of phase with vC3 . The slight phase shift is due to the
mechanism to absorb an insignificant amount of active power
to compensate the power loss of the active capacitor. The
experimental results with 50 % load is shown in Fig. 21. Fig.
22 shows the efficiency of the single-phase system with active
capacitor and the passive capacitor. With higher power rating,
the efficiency of the system with passive DC-link capacitor is
reduced, while the efficiency of the system with the active
capacitor is increased. At rated load, the efficiency of the
auxiliary circuit is 94 %, while the efficiency drop of the whole
system introduced by the active capacitor is 0.2 %, which is
compatible with the analysis in theory.
C. Dynamic Response of the Active Capacitor
The load step-down from 100 % to 50 % is considered
as a case study to show the dynamic response of the active
capacitor with and without the voltage feed-forward control
scheme. Fig. 23 (a) shows the comparative results of the
rectifier with a passive capacitor of 1100 µF (i.e., total rated
energy storage of 34.4 J). The DC-link voltage ripples before
and after the load change are 5 % and 3 %, respectively, with
an overshoot of 216 V. Fig. 23 (b) shows the experimental
waveforms of the rectifier with the active capacitor with the
feed-forward voltage control. The voltage ripple of the DC
link is limited within 5 % with 16.8 % of total rated energy
storage compared to the passive solution, with a slightly higher
overshoot of 221 V. The experimental results of the active
capacitor with the feed-forward compensation are shown in
Figs. 23 (d) and (e). The overshoot is reduced to 217 V.
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(a) Dynamic response of a capacitive DC link with a 1,100 uF 
electrolytic capacitor (34.4 J total rated energy storage) 
(b) Dynamic response of a capacitive DC link with the active capacitor 
(5.8 J total rated energy storage) without the voltage feed-forward control.
(c) Dynamic response of voltages of C1, C2, and C3 inside the active capacitor  
(5.8 J total rated energy storage) without the voltage feed-forward control.
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(d) Dynamic response of a capacitive DC link with the active capacitor 
(5.8 J total rated energy storage) with the voltage feed-forward control.
(e) Dynamic response of voltages of C1, C2, and C3 inside the active capacitor  
(5.8 J total rated energy storage) with the voltage feed-forward control.
Fig. 23. Experimental waveforms on the dynamic response of a capacitive
DC link with a passive capacitor, an active capacitor with and without voltage
feed-forward control (with a load change from 100 % to 50 % in a 750 W
single-phase rectifier)
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(a) Capacitor waveforms of the active capacitor with conventional 
start-up solution.
1
: [100V/ div]Cv
2
: [25V/ div]Cv
3
: [100V/ div]Cv
(b) Capacitor waveforms of the active capacitor with component 
sizing solution.
(c) Capacitor waveforms of the active capacitor with bypass 
switch solution.
178 V
Turn off the bypass 
switch
: [40ms / div]t
Fig. 24. Experimental waveforms of the voltage stresses of C1, C2, and C3
with different start-up solutions.
D. Start-up of the active capacitor
Following the basic operation criteria discussed in Section
III, if C1=110 µF, the minimum C2 is 150 µF. Fig. 24 (a)
shows the key waveforms of the active capacitor with C2 =
150µF . The voltage stresses on C2 and C3 are 95 V, which
exceed the limit of 60 V. By increasing C2 to 470 µF , the
maximum voltage stresses of C2 and C3 are reduced to 44 V,
which is within the design specification, as shown in Fig. 24
(b). Fig. 24 (c) presents the experimental results with a bypass
switch shown in Fig. 14 (b). In this implementation, bypass
switch is a relay with two switching states. When the DC
voltage has been built in C1, the switch turns off to initialize
the active capacitor. At the beginning, the bypass switch is in
on-state. C1 withstands all the DC-link voltage. There is no
current flowing through the auxiliary circuit. When the bypass
switch is turned off, the AC current charges C2 and C3 through
the diode bridge. Therefore, no DC component appears in vC3 .
The maximum voltages of C2 and C3 are limited to 41 V,
which is within the design specification.
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VII. CONCLUSIONS
This paper investigates the component sizing, impedance
characteristics, and start-up solutions of a two-terminal active
capacitor for cost-constraint and reliability-specific applica-
tions. In the case study of a 750 W single-phase rectifier
with a DC link voltage of 200 V, the active capacitor achieves
comparable steady-state performance and dynamic response as
a 1,100 uF passive capacitor, with 16.9 % total rated energy
storage only. The overall cost of the active capacitor is 136
% as the passive capacitor to fulfill a reliability target of 0.9
at 15 years of service. When comes to a more demanding
reliability performance, the active capacitor has the potential
to reducing the overall design cost (i.e., estimated 28.9 % cost
reduction for a reliability target of 0.9 at 30 years of service).
Experimental results also demonstrate the effectiveness of the
proposed two start-up solutions to avoid over-stress of the key
components in the active capacitor.
The case study reveals that two-terminal active capacitors
become attractive for applications with a relatively high relia-
bility requirement. There are application scenarios that passive
capacitor based solutions show superior performance in terms
of design cost. It should be noted that the presented case study
is limited to its cope for cost-constraint applications and based
on the state-of-the-art reliability modeling and cost modeling
approaches. The conclusions draw from the study are not
inclusive to all the application scenarios. With different DC-
link voltage levels and DC-link voltage ripple specifications,
the application scenarios which the active capacitors show
better cost-effectiveness can be obtained by following the
analysis method proposed in this study.
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